

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/575,055	05/19/2000	Q.Z. Liu	99CON114P	2945

7590

06/04/2002

Michael Farjami Esq  
Farjami & Farjami LLP  
16148 Sand Canyon  
Irvine, CA 92618

EXAMINER

LUU, CHUONG A

ART UNIT PAPER NUMBER

2825

DATE MAILED: 06/04/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/575,055

Applicant(s)

LIU ET AL.

Examiner

Chuong A Luu

Art Unit

2825

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on March 29, 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

**OBJECTION OF THE ABSTRACT**

Abstract has more than 150 words. The Examiner suggest to modify it down to 150 or less. Correction is required.

**PRIOR ART REJECTIONS**

**Statutory Basis**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2825

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

### **The Rejections**

Claims 1-1 are rejected under 35 U.S.C. 102(e) as being anticipated by Okuno et al. (U.S. 6,110,842)

Okuno discloses a method of forming integrated circuits having multiple gate oxide thicknesses with

(1) covering a first area (14) in a dielectric, said dielectric having a first dielectric constant (see Figure 1A);

exposing a second area (16) in said dielectric to a dielectric conversion source so as to increase said first dielectric constant of said dielectric in said second area to a second dielectric constant (18) (see columns 3 and 4, lines 11-67 and lines 1-67, respectively. Figures 1A-2B);

(2) wherein said covering step comprises covering said first area in said dielectric with photoresist (see Figures 1A and 2A).

Claims 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno et al. (U.S. 6,110,842) in view of Hakey et al. (U.S. 6,313,492 B1)

Okuno teaches the above outlined features except for wherein said dielectric conversion source comprises E-beams, I-beams and an amine based chemical.

However, Hakey discloses integrated circuit chip produced by using frequency doubling

Art Unit: 2825

hybrid photoresist with **(3)** wherein said dielectric conversion source comprises E-beams (see column 1, lines 38-39); **(4)** wherein said dielectric conversion source comprises I-beams (see column 1, lines 35-40); **(5)** wherein said dielectric conversion source comprises an amine based chemical (see column 9, lines 44-54). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the above references to produce a semiconductor device to meet specific criteria performance.

Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno et al. (U.S. 6,110,842) in view of Hintermaier et al. (U.S. 6,303,391 B1)

Okuno teaches everything above except for wherein said dielectric conversion source comprises oxygen plasma and wherein said dielectric is hydrogen silsesquioxane. However, Hintermaier discloses a method of forming ferroelectric memory devices by **(6)** wherein said dielectric conversion source comprises oxygen plasma (see column 12, lines 31-46); **(7)** wherein said dielectric is hydrogen silsesquioxane (see column 9, lines 35-52). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the above references to produce a semiconductor device to meet specific performance criteria.

Claims 8-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno et al. (U.S. 6,110,842) in view of Yu et al. (U.S. 6,372,632 B1)

Art Unit: 2825

Okuno teach the above outlined features except for etching a plurality of interconnect trenches in said first area in said dielectric and etching a plurality of capacitor trenches in said second area in said dielectric, filling each of said plurality of capacitor trenches and each of said plurality of interconnect trenches with metal, and metal is copper. However, Yu discloses a process of forming a planarized metal interconnect by (8) further comprising steps of: etching a plurality of interconnect trenches in said first area in said dielectric and etching a plurality of capacitor trenches in said second area in said dielectric; (9) further comprising a step of filling each of said plurality of capacitor trenches and each of said plurality of interconnect trenches with metal; (10) wherein said metal is copper (see column 3, lines 12-32. Figure 1). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the above references to produce a semiconductor device to exceed performance criteria.

Claims 11-17, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno et al. (U.S. 6,110,842) in view Greco et al. (U.S. 5,925,960)

Okuno discloses a method of forming integrated circuits having multiple gate oxide thicknesses with (11) forming a dielectric layer in a semiconductor die, said dielectric layer having a first dielectric constant; covering a first area of said dielectric layer; exposing a second area in said dielectric layer to a dielectric conversion source so as to increase said first dielectric constant of said dielectric layer in said second area

to a second dielectric constant (see columns 3 and 4, lines 11-67 and lines 1-67, respectively. Figures 1A-2B).

Okuno teaches everything above except for a chemical mechanical, etching a plurality of interconnect trenches in a first area in said dielectric layer; etching a plurality of capacitor trenches in a second area in said dielectric layer; filling said plurality of interconnect trenches and said plurality of capacitor trenches with metal; performing a chemical mechanical polish on said first and second areas; exposing said second area in said dielectric layer to a dielectric conversion source so as to increase said first dielectric constant of said dielectric layer in said second area to a second dielectric constant; wherein said metal is copper. However, Greco discloses a process for reducing pattern factor effects in CMP planarization by **(11)**..... etching a plurality of interconnect trenches in said first area in said dielectric layer; etching a plurality of capacitor trenches in said second area in said dielectric layer; filling said plurality of interconnect trenches and said plurality of capacitor trenches with metal; **(12)** further comprising a step of performing a chemical mechanical polish after said filling step; **(13)** wherein said metal is copper; **(14)** forming a dielectric layer in a semiconductor die, said dielectric layer having a first dielectric constant; etching a plurality of interconnect trenches in a first area in said dielectric layer; etching a plurality of capacitor trenches in a second area in said dielectric layer; filling said plurality of interconnect trenches and said plurality of capacitor trenches with metal; performing a chemical mechanical polish on said first and second areas; exposing said second area in said dielectric layer to a dielectric conversion source so as to increase said first



Art Unit: 2825

dielectric constant of said dielectric layer in said second area to a second dielectric constant; **(15)** wherein said metal is copper; **(16)** depositing a metal layer in a semiconductor die; etching said metal layer to form a plurality of interconnect lines in a first area of said semiconductor die and a plurality of capacitor electrodes in a second area of said semiconductor die; depositing a gap fill dielectric between said plurality of capacitor electrodes and between said plurality of interconnect lines; covering said first area in said gap fill dielectric, said gap fill dielectric having a first dielectric constant; exposing said second area in said gap fill dielectric to a dielectric conversion source so as to increase said first dielectric constant of said gap fill dielectric in said second area to a second dielectric constant; **(17)** wherein said covering step comprises covering said first area in said gap fill dielectric with photoresist; **(23)** wherein said metal layer comprises aluminum (see columns 9 and 10, lines 4-67 and lines 1-4, respectively. Figures 7-9). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the above references to produce a semiconductor device to meet specific criteria performance.

Claims 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno et al. (U.S. 6,110,842) in view Greco et al. (U.S. 5,925,960) and further view of Hakey et al. (U.S. 6,313,492 B1)

Okuno and Greco teach everything above except for wherein said dielectric conversion source comprises E-beams, I-beams and an amine based chemical. However, Hakey discloses integrated circuit chip produced by using frequency doubling

Art Unit: 2825

hybrid photoresist by **(18)** wherein said dielectric conversion source comprises E-beams (see column 1, lines 38-39); **(19)** wherein said dielectric conversion source comprises I-beams (see column 1, lines 35-40); **(20)** wherein said dielectric conversion source comprises an amine based chemical (see column 9, lines 44-54). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the above references to produce a semiconductor device to meet specific criteria performance.

Claims 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno et al. (U.S. 6,110,842) in view Greco et al. (U.S. 5,925,960) and further view of Hintermaier et al. (U.S. 6,303,391 B1)

Okuno and Greco teach everything above except for wherein said dielectric conversion source comprises oxygen plasma and wherein said dielectric is hydrogen silsesquioxane. However, Hintermaier discloses a method of forming ferroelectric memory devices by **(21)** wherein said dielectric conversion source comprises oxygen plasma (see column 12, lines 31-46); **(22)** wherein said dielectric is hydrogen silsesquioxane (see column 9, lines 35-52). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the above references to produce a semiconductor device to meet specific criteria performance.

### ***Response to Arguments***

Applicant's arguments with respect to claims 1-23 have been considered but are moot in view of the new ground(s) of rejection.

Applicant argues that Lee does not teach or suggest a dielectric having a first area and a second area and also having a first dielectric constant; covering the first area in the dielectric to prevent exposure to a dielectric conversion source; and exposing the second area in the dielectric to a dielectric conversion source. However, Okuno discloses a method of forming integrated circuits having multiple gate oxide thicknesses (see columns 3 and 4, lines 11-67 and lines 1-67, respectively. Figures 1A-2B).

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A Luu whose telephone number is (703)305-0129. The examiner can normally be reached on M-F (7:30-4:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (703)308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9318 for regular communications and (703)872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

*C. Luu*  
CHUONG A LUU  
PRIMARY EXAMINER